Introduction
Wireless local-area networks (WLANs) have been deployed as office and home communications infrastructures worldwide. The diversification of the standards, such as IEEE 802.11 series demands the design of RF front-ends. Low power consumption is one of the most important design concerns in the application of those technologies. To maintain competitive hardware costs, CMOS has been used since it is the best solution for low cost and high integration processing, allowing analog circuits to be mixed with digital ones.
In the receiver chain, the low noise amplifier (LNA) is one of the most critical blocks in a transceiver design. The sensitivity is mainly determined by the LNA noise figure and gain. It interfaces with the pre-select filter and the mixer. Furthermore, since it is the first gain stage, care must be taken to provide accurate input match, low-noise figure, good linearity and a sufficient gain over a wide band of operation.
Several CMOS LNAs have been reported during the last decade, showing that the most research has been done at 802.11/b and GSM standards (900-2400MHz spectrum) and more recently at 802.11/a (5GHz band). One of the more significant disadvantages of 802.11/b is that the frequency band is crowded and subject to interference from other technologies, as is 2.4GHz cordless phones and Bluetooth. As the demand for radio-frequency integrated circuits, operating at higher frequency bands, increases, the IEEE 802.11/a standard becomes a very attractive option to wireless communication system developers [1] . This paper presents the design and implementation of a low power, low noise amplifier aimed at IEEE 802.11a for WLAN applications. It was designed to be integrated with an active balun and mixer, representing the first step toward a fully integrated monolithic WLAN receiver. All the required circuits are integrated at the same die and are powered by 1.8V supply source. Preliminary experimental results (S-parameters) are shown and promise excellent results.
The LNA circuit design details are illustrated in Section 2. Spectre simulation results focused at gain, noise figure (NF) and input/output matching are presented in Section 3. Finally, conclusions and comparison with other recently reported LNAs are made in Section 4, followed by future work.
Low Noise Amplifier Circuit Design
In a receiver front-end the LNA must provide enough gain to reduce the impact of the following stages in the overall noise figure (NF). As a first stage of the receiver architecture, critical design parameters of the LNA are its NF, gain, linearity and input match. A classical noise matching technique was used to design the LNA. This technique, firstly reported in 1960 [3] , was recently re-studied and reported in [4] [5] . A common source topology was used, to allow a good compromise between high gain and low noise.
The complete schematic of proposed LNA circuit is shown in figure 1. It is a cascode topology with input and output matching network. The single-input and single-output are both matched to 50Ω (the 50Ω output loads where just used for testing purpose). The capacitive matching network makes use of the parasitic elements to optimize input/output matching. The bias V Ref voltage is created using a current mirror reference, not shown for simplicity. The V Ref is a off-chip controllable voltage, via current mirror source, for testing purpose only.
All the active devices used are in stack and have a fixed width of 5μm with variable number of fingers. The input device M 1 , with size of W/L=100μm/0.18μm (20 fingers) is optimized for noise and input match. The device M 2 , with the same size, is optimized for noise and output match. The output stage is AC coupled to output load with C out capacitor. Inductors L g and L d provide input and output matching to 50Ω.
Circuit Simulations Results
The proposed circuit was simulated using Spectre from Cadence [6] with 0.18μm/1.8V-RF CMOS process from UMC [7] . Multi-finger was used to lower the noise resulting from the gate resistor device. The circuit was simulated over a large variety of conditions. Noise figure, transducer gain, ports impedance match and linearity were optimized by adjusting voltage bias V Ref .
Once optimum values were obtained at 1GHz span centred at 5GHz, the circuit simulation results are as follows. Figure 2 shows the input/output matching and transducer gain magnitude. At the centre frequency of 5GHz, the circuit has an input match of -18dB and output match of -16dB and a transducer gain of 19.3dB. In a 1GHz span centred at 5GHz, the transducer gain is always higher then 13dB.
The noise performance (NF), noise resistance (R n ) and the stability factor (K f ) are shown at figure 3. As it can be seen, at 5GHz the NF = 3.4dB, R n = 39Ω and K f = 3.5. Moreover, the LNA in the frequency band referred above (4.5 to 5.5 GHz) is stable (K f > is 2.5) and presents a NF and R n less then 5dB and 80Ω, respectively.
One-tone test at 5GHz was performed to obtain the output-referred 1dB compression point (1dB CPO ). As two-tone testing, 5GHz and 5.2GHz tone signals were applied to the LNA to observe the output referred third-order intercept point (OIP3). The 1dB CPO and OIP3 values obtained for the LNA are 1.2dBm and 9dBm, respectively. These values are illustrated in the curves of output power (P out ) versus input power (P in ) of figure 4 and 5.
The layout of the LNA is shown in figure 6 . The layout uses a compact area of 0.5mm 2 . To improve isolation, the layout was made as symmetrical as possible. The multi-finger have been used to reduce the gate and substrate resistance of the LNA input. To assure ESD protection, some pads are connected through a high-resistive/low-capacity resistor to the substrate.
Conclusions
A fully integrated 1.8V/5GHz LNA, in a low cost 0.18μm CMOS process was presented. Table I summarizes the performance of the circuit and compares it with other reported. Simulations show that under a 1.8V power supply voltage the circuit has a 19dB gain at 5GHz with 8mA current consumption. According to the simulations the overall circuit presents a broadband behavior.
In a brief comparison with reported [1] , [8] and [9] simulation results, at the same 5GHz operation frequency, allows to conclude that the circuit presented in this paper achieves better performances in S 21 , S 11 , S 22 , NF, 1dB CPO and OIP3. The I Tot is the only disadvantage, but it is necessary to obtain high gain and linearity.
The prototype has arrived from foundry and the preliminary experimental measurements illustrated in figure 7 show promising results. The deviation between simulation and experimental results is due to the test setup. To conclude, one must notice that the proposed circuit has been designed to match, in a short future work, the input of a single-to-differential converter integrated with mixer and oscillator, in order to build a direct conversion IEEE 802.11a WLAN front-end receiver, to be reported soon. 
(3) Figure 3 . Noise figure, stability factor and R n .
